WOLFRAM SYSTEM MODELER
FlipFlopPulse Triggered Master Slave Flip-Flop |
SystemModel["Modelica.Electrical.Digital.Examples.FlipFlop"]
This information is part of the Modelica Standard Library maintained by the Modelica Association.
A pulse-triggered master-slave flip-flop is demonstrated. The flipflop component is composed by basic gates. It can be found in the Utilities subpackage. The example is designed to test and demonstrate the basic gate components.
FF |
Type: JKFF Description: JK FlipFlop |
|
---|---|---|
CLK |
Type: DigitalClock Description: Digital Clock Source |
|
J |
Type: Table Description: Digital Tabular Source |
|
K |
Type: Table Description: Digital Tabular Source |