WOLFRAM SYSTEM MODELER
TableDigital Tabular Source |
SystemModel["Modelica.Electrical.Digital.Sources.Table"]
This information is part of the Modelica Standard Library maintained by the Modelica Association.
The table source output signal y steps to the values of the x table at the corresponding
timepoints in the t table.
The initial value is specified by y0.
To specify the logic value parameters, the integer code has to be used.
Code Table
Logic value | Integer code | Meaning |
'U' | 1 | Uninitialized |
'X' | 2 | Forcing Unknown |
'0' | 3 | Forcing 0 |
'1' | 4 | Forcing 1 |
'Z' | 5 | High Impedance |
'W' | 6 | Weak Unknown |
'L' | 7 | Weak 0 |
'H' | 8 | Weak 1 |
'-' | 9 | Do not care |
If the logic values are imported by
import L = Digital.Interfaces.Logic;
they can be used to specify the parameter, e.g., L.'0' for forcing 0.
y |
Type: DigitalOutput Description: Output DigitalSignal as connector |
---|
Modelica.Electrical.Digital.Examples 4 to 1 Bit Multiplexer Example |
|
Modelica.Electrical.Digital.Examples Pulse Triggered Master Slave Flip-Flop |
|
Modelica.Electrical.Digital.Examples Adding circuit for binary numbers without input carry bit |
|
Modelica.Electrical.Digital.Examples 4 Bit Adder Example |
|
Modelica.Electrical.Digital.Examples Vector delay |
|
Modelica.Electrical.Digital.Examples Pulse triggered D-Register-Bank, high active reset |
|
Modelica.Electrical.Digital.Examples Pulse triggered D-Register-Bank, low active reset |
|
Modelica.Electrical.Digital.Examples Pulse triggered D-Register-Bank, high active set and reset |
|
Modelica.Electrical.Digital.Examples Pulse triggered D-Register-Bank, low active set and reset |
|
Modelica.Electrical.Digital.Examples Level sensitive D-Register-Bank, high active reset |
|
Modelica.Electrical.Digital.Examples Level sensitive D-Register-Bank, low active reset |
|
Modelica.Electrical.Digital.Examples Level sensitive D-Register-Bank, high active set and reset |
|
Modelica.Electrical.Digital.Examples Level sensitive D-Register-Bank, low active set and reset |
|
Modelica.Electrical.Digital.Examples Functionality test of NXFERGATE |
|
Modelica.Electrical.Digital.Examples Functionality test of NRXFERGATE |
|
Modelica.Electrical.Digital.Examples Functionality test of BUF3S |
|
Modelica.Electrical.Digital.Examples Functionality test of INV3S |
|
Modelica.Electrical.Digital.Examples Functionality test of WiredX |
|
Modelica.Electrical.Digital.Examples Simple Multiplexer test |
|
Modelica.Electrical.Digital.Examples Simple RAM test example |