WOLFRAM SYSTEM MODELER
DigitalOutputOutput DigitalSignal as connector |
SystemModel["Modelica.Electrical.Digital.Interfaces.DigitalOutput"]
This information is part of the Modelica Standard Library maintained by the Modelica Association.
DigitalOutput is the digital output connector definition. DigitalOutput is of type Logic. It can have the logic values (U, X, 0, 1, ...) which are internally coded by integer values by using the enumeration (c.f. the definition of type Logic). The arrow shape symbolizes the signal flow direction.
'U' |
U Uninitialized |
---|---|
'X' |
X Forcing Unknown |
'0' |
0 Forcing 0 |
'1' |
1 Forcing 1 |
'Z' |
Z High Impedance |
'W' |
W Weak Unknown |
'L' |
L Weak 0 |
'H' |
H Weak 1 |
'-' |
- Do not care |
Modelica.Electrical.Analog.Ideal Simple n-bit analog to digital converter |
|
Modelica.Electrical.Digital.Examples.Utilities 4 to 1 Bit Multiplexer |
|
Modelica.Electrical.Digital.Examples.Utilities Unclocked RS FlipFlop |
|
Modelica.Electrical.Digital.Examples.Utilities Unclocked RS FlipFlop |
|
Modelica.Electrical.Digital.Examples.Utilities D FlipFlop |
|
Modelica.Electrical.Digital.Examples.Utilities JK FlipFlop |
|
Modelica.Electrical.Digital.Examples.Utilities Half adder |
|
Modelica.Electrical.Digital.Examples.Utilities Adding circuit for binary numbers with input carry bit |
|
Modelica.Electrical.Digital.Examples.Utilities Generic N Bit Adder |
|
Modelica.Electrical.Digital.Examples.Utilities 3 Bit Counter |
|
Modelica.Electrical.Digital.Examples.Utilities Generic N Bit Counter |
|
Modelica.Electrical.Digital.Interfaces Single input, single output |
|
Modelica.Electrical.Digital.Interfaces Multiple input - single output |
|
Modelica.Electrical.Digital.Interfaces Multiple input - multiple output |
|
Modelica.Electrical.Digital.Interfaces Base model for memory elements |
|
Modelica.Electrical.Digital.Delay Delay of a vector of digital signals |
|
Modelica.Electrical.Digital.Sources Digital Set Source |
|
Modelica.Electrical.Digital.Sources Digital Step Source |
|
Modelica.Electrical.Digital.Sources Digital Tabular Source |
|
Modelica.Electrical.Digital.Sources Digital Pulse Source |
|
Modelica.Electrical.Digital.Sources Digital Clock Source |
|
Modelica.Electrical.Digital.Converters Conversion to X01 |
|
Modelica.Electrical.Digital.Converters Conversion to X01Z |
|
Modelica.Electrical.Digital.Converters Conversion to UX01 |
|
Modelica.Electrical.Digital.Converters Boolean to Logic converter |
|
Modelica.Electrical.Digital.Converters Real to Logic converter |
|
Modelica.Electrical.Digital.Registers Edge triggered register bank with reset |
|
Modelica.Electrical.Digital.Registers Edge triggered register bank with high active reset |
|
Modelica.Electrical.Digital.Registers Edge triggered register bank with set and reset |
|
Modelica.Electrical.Digital.Registers Edge triggered register bank with high active set and reset |
|
Modelica.Electrical.Digital.Registers Level sensitive register bank with reset |
|
Modelica.Electrical.Digital.Registers Level sensitive register bank with reset active high |
|
Modelica.Electrical.Digital.Registers Level sensitive register bank with set and reset |
|
Modelica.Electrical.Digital.Registers Level sensitive register bank with set and reset, active high |
|
Modelica.Electrical.Digital.Tristates Transfergate with enable active high |
|
Modelica.Electrical.Digital.Tristates Transfergate with enable active high. Output strength reduced. |
|
Modelica.Electrical.Digital.Tristates Transfergate with enable active low |
|
Modelica.Electrical.Digital.Tristates Transfergate with enable active low. Output strength reduced. |
|
Modelica.Electrical.Digital.Tristates Tristate buffer with enable active high |
|
Modelica.Electrical.Digital.Tristates Tristate buffer with enable active low |
|
Modelica.Electrical.Digital.Tristates Tristate Inverter with enable active high |
|
Modelica.Electrical.Digital.Tristates Tristate inverter with enable active low |
|
Modelica.Electrical.Digital.Multiplexers A two inputs MULTIPLEXER for multiple value logic (2 data inputs, 1 select input, 1 output) |