WOLFRAM SYSTEM MODELER
RSUnclocked RS FlipFlop |
SystemModel["Modelica.Electrical.Digital.Examples.Utilities.RS"]
This information is part of the Modelica Standard Library maintained by the Modelica Association.
RS is a basic component for e.g., the RS (set-reset) flipflop, which is built up by Nor gates according to the schematic. To avoid a numerical loop a small transport delay is inserted which delay time is a parameter of the RS component. Also its initial value can be set by parameter.
s |
Type: DigitalInput Description: Input DigitalSignal as connector |
|
---|---|---|
r |
Type: DigitalInput Description: Input DigitalSignal as connector |
|
q |
Type: DigitalOutput Description: Output DigitalSignal as connector |
|
qn |
Type: DigitalOutput Description: Output DigitalSignal as connector |
Nor1 |
Type: Nor Description: Nor logic component with multiple input and one output |
|
---|---|---|
Nor2 |
Type: Nor Description: Nor logic component with multiple input and one output |
|
TD1 |
Type: TransportDelay Description: Transport delay with initial parameter |