WOLFRAM SYSTEMMODELER

DigitalInput

Input DigitalSignal as connector

Wolfram Language

In[1]:=
SystemModel["Modelica.Electrical.Digital.Interfaces.DigitalInput"]
Out[1]:=

Information

This information is part of the Modelica Standard Library maintained by the Modelica Association.

DigitalInput is the digital input connector definition. DigitalInput is of type Logic. It can have the logic values (U, X, 0, 1, ...) which are internally coded by integer values by using the enumeration (c.f. the definition of type Logic).

Enumeration Literals (9)

'U'

U Uninitialized

'X'

X Forcing Unknown

'0'

0 Forcing 0

'1'

1 Forcing 1

'Z'

Z High Impedance

'W'

W Weak Unknown

'L'

L Weak 0

'H'

H Weak 1

'-'

- Do not care

Used in Components (42)

AD_Converter

Modelica.Electrical.Analog.Ideal

Simple n-bit analog to digital converter

DA_Converter

Modelica.Electrical.Analog.Ideal

Simple digital to analog converter

MUX4

Modelica.Electrical.Digital.Examples.Utilities

4 to 1 Bit Multiplexer

RS

Modelica.Electrical.Digital.Examples.Utilities

Unclocked RS FlipFlop

RSFF

Modelica.Electrical.Digital.Examples.Utilities

Unclocked RS FlipFlop

DFF

Modelica.Electrical.Digital.Examples.Utilities

D FlipFlop

JKFF

Modelica.Electrical.Digital.Examples.Utilities

JK FlipFlop

HalfAdder

Modelica.Electrical.Digital.Examples.Utilities

Half adder

FullAdder

Modelica.Electrical.Digital.Examples.Utilities

Adding circuit for binary numbers with input carry bit

Adder

Modelica.Electrical.Digital.Examples.Utilities

Generic N Bit Adder

Counter3

Modelica.Electrical.Digital.Examples.Utilities

3 Bit Counter

Counter

Modelica.Electrical.Digital.Examples.Utilities

Generic N Bit Counter

SISO

Modelica.Electrical.Digital.Interfaces

Single input, single output

MISO

Modelica.Electrical.Digital.Interfaces

Multiple input - single output

MIMO

Modelica.Electrical.Digital.Interfaces

Multiple input - multiple output

MemoryBase

Modelica.Electrical.Digital.Interfaces

Base model for memory elements

InertialDelaySensitiveVector

Modelica.Electrical.Digital.Delay

Delay of a vector of digital signals

LogicToX01

Modelica.Electrical.Digital.Converters

Conversion to X01

LogicToX01Z

Modelica.Electrical.Digital.Converters

Conversion to X01Z

LogicToUX01

Modelica.Electrical.Digital.Converters

Conversion to UX01

LogicToBoolean

Modelica.Electrical.Digital.Converters

Logic to Boolean converter

LogicToReal

Modelica.Electrical.Digital.Converters

Logic to Real converter

LogicToXO1

Modelica.Electrical.Digital.Converters

This model will be removed in future Modelica versions, use 'LogicToX01' instead!

LogicToXO1Z

Modelica.Electrical.Digital.Converters

This model will be removed in future Modelica versions, use 'LogicToX01Z' instead!

DFFR

Modelica.Electrical.Digital.Registers

Edge triggered register bank with reset

DFFREG

Modelica.Electrical.Digital.Registers

Edge triggered register bank with high active reset

DFFSR

Modelica.Electrical.Digital.Registers

Edge triggered register bank with set and reset

DFFREGSRH

Modelica.Electrical.Digital.Registers

Edge triggered register bank with high active set and reset

DLATR

Modelica.Electrical.Digital.Registers

Level sensitive register bank with reset

DLATREG

Modelica.Electrical.Digital.Registers

Level sensitive register bank with reset active high

DLATSR

Modelica.Electrical.Digital.Registers

Level sensitive register bank with set and reset

DLATREGSRH

Modelica.Electrical.Digital.Registers

Level sensitive register bank with set and reset, active high

NXFERGATE

Modelica.Electrical.Digital.Tristates

Transfergate with enable active high

NRXFERGATE

Modelica.Electrical.Digital.Tristates

Transfergate with enable active high. Output strength reduced.

PXFERGATE

Modelica.Electrical.Digital.Tristates

Transfergate with enable active low

PRXFERGATE

Modelica.Electrical.Digital.Tristates

Transfergate with enable active low. Output strength reduced.

BUF3S

Modelica.Electrical.Digital.Tristates

Tristate buffer with enable active high

BUF3SL

Modelica.Electrical.Digital.Tristates

Tristate buffer with enable active low

INV3S

Modelica.Electrical.Digital.Tristates

Tristate Inverter with enable active high

INV3SL

Modelica.Electrical.Digital.Tristates

Tristate inverter with enable active low

DLATRAM

Modelica.Electrical.Digital.Memories

Level sensitive Random Access Memory

MUX2x1

Modelica.Electrical.Digital.Multiplexers

A two inputs MULTIPLEXER for multiple value logic (2 data inputs, 1 select input, 1 output)