WOLFRAM SYSTEM MODELER
UnitDelayDelays the clocked input signal for one sample period |
SystemModel["Modelica_Synchronous.IntegerSignals.NonPeriodic.UnitDelay"]
This block describes a unit delay:
// Time domain description y(ti) = previous(u(ti)) // Discrete transfer function 1 y(z) = --- * u(z) z
that is, the output signal y is the input signal u at the previous clock tick. At the first clock tick, the output y is set to parameter y_start.
y_start |
Value: 0 Type: Integer Description: Value of output signal at first clock tick |
---|
u |
Type: IntegerInput Description: Connector of clocked, Real input signal |
|
---|---|---|
y |
Type: IntegerOutput Description: Connector of clocked, Real output signal |
Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of an AssignClock block for Integer signals |
|
Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of an AssignClockVectorized block for Integer signals |
|
Modelica_Synchronous.WorkInProgress.Tests |