WOLFRAM SYSTEM MODELER
PartialClockedSISOBlock with clocked single input and clocked single output Real signals |
SystemModel["Modelica_Synchronous.RealSignals.Interfaces.PartialClockedSISO"]
u |
Type: RealInput Description: Connector of clocked, Real input signal |
|
---|---|---|
y |
Type: RealOutput Description: Connector of clocked, Real output signal |
Modelica_Synchronous.WorkInProgress.Incubate FIR filter defined by filter order, cut-off frequency and window-type |
|
Modelica_Synchronous.WorkInProgress.Incubate Discrete-time PID controller |
|
CommunicationDelaySpecifiedInSeconds Modelica_Synchronous.WorkInProgress.Incubate.RealSignals NOT VALID MODELICA 3.3! Might be nice to provide a block that allows to specify delay in seconds instead of indirectly as fractions of the current rate |
|
Modelica_Synchronous.RealSignals.Interfaces Interface for SISO blocks with Real signals that add noise to the signal |
|
Modelica_Synchronous.RealSignals.Periodic FIR filter defined by coefficients |
|
Modelica_Synchronous.RealSignals.Periodic Moving average filter (= FIR filter with coefficients a = fill(1/n,n), but implemented recursively) |
|
Modelica_Synchronous.RealSignals.Periodic Discrete-time PI controller |
|
Modelica_Synchronous.RealSignals.Periodic Discrete-time Transfer Function block |
|
Modelica_Synchronous.RealSignals.NonPeriodic Delays the clocked input signal for a fractional multiple of the sample period |
|
Modelica_Synchronous.RealSignals.NonPeriodic Delays the clocked input signal for one sample period |
|
Modelica_Synchronous.RealSignals.NonPeriodic Discrete-time PI controller with clocked input and output signals (for periodic and aperiodic systems using the parameterization of the continuous PI controller) |
|
Modelica_Synchronous.RealSignals.Sampler.Utilities.Internal Limit the range of a signal |
|
Modelica_Synchronous.RealSignals.Sampler.Utilities.Internal DAC quantization effects |
|
Modelica_Synchronous.RealSignals.Sampler.Utilities.Internal Delays a clocked signal for at most one period, in order to model a computational delay |