WOLFRAM SYSTEM MODELER
PartialLogicalClockLogical clock combining arbitrary many input clock signals according to a replaceable logical combinator |
 |
Diagram
Wolfram Language
In[1]:=
SystemModel["Modelica.Clocked.ClockSignals.Clocks.Logical.PartialLogicalClock"]
Out[1]:=
Parameters (3)
| useSolver |
Value: false Type: Boolean Description: = true, if solverMethod shall be explicitly defined |
|---|---|
| solverMethod |
Value: "ExplicitEuler" Type: SolverMethod Description: Integration method used for discretized continuous-time partitions |
| nu |
Value: 2 Type: Integer Description: Number of input connections. |
Connectors (2)
 |
y |
Type: ClockOutput Description: 'output Clock' as connector |
|---|---|---|
 |
u |
Type: ClockVectorInput[nu] Description: Vector of Clock input signals. |
Components (9)
 |
combinator |
Type: PartialBooleanMISO Description: Replaceable logical combinator applied on vector of Clock input signals. Important: Must not be any kind of negation since such would result in infinite many ticks for an infinitesimal short time period. |
|---|---|---|
 |
clock |
Type: EventClock Description: Generate a clock signal when the Boolean input changes from false to true |
 |
input_ticked |
Type: ClockToBoolean[nu] Description: Block to translate clock signals to continuous Boolean events (each time the input clock ticks a rising Boolean output edge is produced). |
 |
forbidden_state |
Type: And[nu] Description: Logical 'and': y = u1 and u2 |
 |
S_false |
Type: BooleanConstant[nu] Description: Generate constant signal of type Boolean |
 |
suppress_S |
Type: LogicalSwitch[nu] Description: Logical Switch |
 |
input_memory |
Type: RSFlipFlop[nu] Description: A basic RS Flip Flop |
|
reset_ticked |
Type: ClockToBoolean Description: Block to translate clock signals to continuous Boolean events (each time the input clock ticks a rising Boolean output edge is produced). |
 |
splitter |
Type: BooleanReplicator Description: Boolean signal replicator |
Extended by (2)
 |
Modelica.Clocked.ClockSignals.Clocks.Logical Logical clock ticking whenever any of its input clock signals ticks. |
 |
Modelica.Clocked.ClockSignals.Clocks.Logical Logical clock ticking whenever all input clocks ticked at least once, then resets and starts the next conjunctive cycle |