WOLFRAM SYSTEM MODELER

Strength

Output strengths of registers

Wolfram Language

In[1]:=
SystemModel["Modelica.Electrical.Digital.Interfaces.Strength"]
Out[1]:=

Information

This information is part of the Modelica Standard Library maintained by the Modelica Association.

Strength Table:

Strength Output conversion to
'S_X01' Forcing X, 0, 1
'S_X0H' Forcing X, 0 and Weak 1
'S_XL1' Forcing X, 1 and Weak 0
'S_X0Z' Forcing X, 0 and High Impedance
'S_XZ1' Forcing X, 1 and High Impedance
'S_WLH' Weak X, 0, 1
'S_WLZ' Weak X, 0 and High Impedance
'S_WZH' Weak X, 1 and High Impedance
'S_W0H' Weak X, 1 and Forcing 0
'S_WL1' Weak X, 0 and Forcing 1

Enumeration Literals (10)

'S_X01'

S_X01 Forcing X, 0 and 1

'S_X0H'

S_X0H Forcing X, 0 and Weak 1

'S_XL1'

S_XL1 Forcing X, 1 and Weak 0

'S_X0Z'

S_X0Z Forcing X, 0 and High Impedance

'S_XZ1'

S_XZ1 Forcing X, 1 and High Impedance

'S_WLH'

S_WLH Weak X, 0 and 1

'S_WLZ'

S_WLZ Weak X, 0 and High Impedance

'S_WZH'

S_WZH Weak X, 1 and High Impedance

'S_W0H'

S_W0H Weak X, 1 and Forcing 0

'S_WL1'

S_WL1 Weak X, 0 and Forcing 1

Used in Components (13)

DFFR

Modelica.Electrical.Digital.Registers

Edge triggered register bank with reset

DFFREG

Modelica.Electrical.Digital.Registers

Edge triggered register bank with high active reset

DFFSR

Modelica.Electrical.Digital.Registers

Edge triggered register bank with set and reset

DFFREGSRH

Modelica.Electrical.Digital.Registers

Edge triggered register bank with high active set and reset

DLATR

Modelica.Electrical.Digital.Registers

Level sensitive register bank with reset

DLATREG

Modelica.Electrical.Digital.Registers

Level sensitive register bank with reset active high

DLATSR

Modelica.Electrical.Digital.Registers

Level sensitive register bank with set and reset

DLATREGSRH

Modelica.Electrical.Digital.Registers

Level sensitive register bank with set and reset, active high

BUF3S

Modelica.Electrical.Digital.Tristates

Tristate buffer with enable active high

BUF3SL

Modelica.Electrical.Digital.Tristates

Tristate buffer with enable active low

INV3S

Modelica.Electrical.Digital.Tristates

Tristate Inverter with enable active high

INV3SL

Modelica.Electrical.Digital.Tristates

Tristate inverter with enable active low

MUX2x1

Modelica.Electrical.Digital.Multiplexers

A two inputs MULTIPLEXER for multiple value logic (2 data inputs, 1 select input, 1 output)