Enable JavaScript to interact with content and submit forms on Wolfram websites. Learn how

WOLFRAM SYSTEM MODELER

PeriodicExactClock

Generates a periodic clock signal with a period defined by an Integer number with resolution

Wolfram Language

In[1]:=

SystemModel["Modelica_Synchronous.ClockSignals.Clocks.PeriodicExactClock"]

Out[1]:=

Information

This component generates a periodic clock that starts ticking when the simulation starts. The period is defined as the product of a resolution, defined with enumeration Resolution, and Integer parameter factor. Internally, the period is represented as a rational number. All clocks with rational number definitions are exactly time synchronized to each other.

Example:

  import M = Modelica_Synchronous;
  M.Clocks.PeriodicExactClock periodicClock(factor=10,
                                            resolution=M.Types.Resolution.ms);
  // Clock ticks every 1/100 seconds

For an introduction to clocks see UsersGuide.Clocks.

If a clock is associated to a clocked continuous-time partition, then an integrator has to be defined that is used to integrate the partition from the previous to the current clock tick. This is performed by setting parameter useSolver = true and defining the integration method as String with parameter solver. Both parameters are in tab Advanced. For an example, see Examples.Systems.ControlledMixingUnit.

Parameters (4)

useSolver	Value: false Type: Boolean Description: = true, if solverMethod shall be explicitly defined
solverMethod	Value: "ExplicitEuler" Type: SolverMethod Description: Integration method used for discretized continuous-time partitions
factor	Value: Type: Integer Description: Sample factor with respect to resolution
resolution	Value: R.ms Type: Resolution Description: Clock resolution

Connectors (1)

	y	Type: ClockOutput Description: 'output Clock' as connector

Type: ClockOutput

Description: 'output Clock' as connector

Used in Examples (54)

	ExactlyClockedWithDiscreteController Modelica_Synchronous.Examples.SimpleControlledDrive Simple controlled drive with discrete controller and exact periodic clocks (period is used in the controller)
	AbsoluteClocks Modelica_Synchronous.Examples.CascadeControlledDrive Drive with clocked cascade controller where all partitions are defined with exact (integer) clock that need to be compatible to each other
	SubSample Modelica_Synchronous.Examples.Elementary.ClockSignals Example of a SubSample block for Clock signals
	SuperSample Modelica_Synchronous.Examples.Elementary.ClockSignals Example of a SuperSample block for Clock signals
	ShiftSample Modelica_Synchronous.Examples.Elementary.ClockSignals Example of a ShiftSample block for Clock signals
	Sample1 Modelica_Synchronous.Examples.Elementary.RealSignals Example of a Sample block for Real signals
	Sample2 Modelica_Synchronous.Examples.Elementary.RealSignals Example of a Sample block with discontinuous Real input signals
	Sample3 Modelica_Synchronous.Examples.Elementary.RealSignals Example of a Sample block for Real signals with direct feed-through in the continuous-time and the clocked partition
	SampleClocked Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SampleClocked block for Real signals
	SampleVectorizedAndClocked Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SampleVectorizedAndClocked block for Real signals
	SampleWithADeffects Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SampleWithADeffects block for Real signals
	Hold Modelica_Synchronous.Examples.Elementary.RealSignals Example of a Hold block for Real signals
	HoldWithDAeffects1 Modelica_Synchronous.Examples.Elementary.RealSignals Example of a HoldWithDAeffects block for Real signals
	HoldWithDAeffects2 Modelica_Synchronous.Examples.Elementary.RealSignals Example of a HoldWithDAeffects block for Real signals (with a computational delay of one sample period)
	SubSample Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SubSample block for Real signals
	SuperSample Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SuperSample block for Real signals
	SuperSampleInterpolated Modelica_Synchronous.Examples.Elementary.RealSignals Example of a SuperSampleInterpolated block for Real signals
	ShiftSample Modelica_Synchronous.Examples.Elementary.RealSignals Example of a ShiftSample block for Real signals
	BackSample Modelica_Synchronous.Examples.Elementary.RealSignals Example of a BackSample block for Real signals
	AssignClock Modelica_Synchronous.Examples.Elementary.RealSignals Example of a AssignClock block for Real signals
	AssignClockVectorized Modelica_Synchronous.Examples.Elementary.RealSignals Example of a AssignClockVectorized block for Real signals
	UpSample1 Modelica_Synchronous.Examples.Elementary.RealSignals Example of an UpSample block for Real signals
	UpSample2 Modelica_Synchronous.Examples.Elementary.RealSignals Example of an UpSample block for Real signals combined with FIR filter blocks
	AssignClockToTriggerHold Modelica_Synchronous.Examples.Elementary.RealSignals Example of an AssignClockToTriggerHold block for Real signals
	AssignClockToSquareWaveHold Modelica_Synchronous.Examples.Elementary.RealSignals Example of an AssignClockToSquareWaveHold block for Real signals
	UniformNoise Modelica_Synchronous.Examples.Elementary.RealSignals Example of a UniformNoise block for Real signals
	FractionalDelay Modelica_Synchronous.Examples.Elementary.RealSignals Example of a FractionalDelay block for Real signals
	Sample1 Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a Sample block for Integer signals
	Sample2 Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a Sample block for Integer signals with direct feed-through in the continuous-time and the clocked partition
	SampleClocked Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a SampleClocked block for Integer signals
	SampleVectorizedAndClocked Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a SampleVectorizedAndClocked block for Integer signals
	Hold Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a Hold block for Integer signals
	SubSample Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a SubSample block for Integer signals
	SuperSample Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a SuperSample block for Integer signals
	ShiftSample Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a ShiftSample block for Integer signals
	BackSample Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of a BackSample block for Integer signals
	AssignClock Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of an AssignClock block for Integer signals
	AssignClockVectorized Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of an AssignClockVectorized block for Integer signals
	UpSample Modelica_Synchronous.Examples.Elementary.IntegerSignals Example of an UpSample block for Integer signals
	Sample1 Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a Sample block for Boolean signals
	Sample2 Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a Sample block for Boolean signals with direct feed-through in the continuous-time and the clocked partition
	SampleClocked Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a SampleClocked block for Boolean signals
	SampleVectorizedAndClocked Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a SampleVectorizedAndClocked block for Boolean signals
	Hold Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a Hold block for Boolean signals
	SubSample Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a SubSample block for Boolean signals
	SuperSample Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a SuperSample block for Boolean signals
	ShiftSample Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a ShiftSample block for Boolean signals
	BackSample Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of a BackSample block for Boolean signals
	AssignClock Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of an AssignClock block for Boolean signals
	AssignClockVectorized Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of an AssignClockVectorized block for Boolean signals
	UpSample Modelica_Synchronous.Examples.Elementary.BooleanSignals Example of an UpSample block for Boolean signals
	TestExactClockWithIntegrator Modelica_Synchronous.WorkInProgress.Tests
	TestExactClockWithSolver Modelica_Synchronous.WorkInProgress.Tests
	TheDifferentClocks Modelica_Synchronous.WorkInProgress.ForDocumentation